Lecture 7 - Logic Minimization Using Karnaugh Maps
submitted by pkamweru
on 07/15/15
1
Lecture series on Digital Circuits & Systems by Prof. S. Srinivasan, Department of Electrical Engineering, IIT Madras For more details on NPTEL visit nptel.iitm.ac.in
